Which is a structural hazard in the MIPS pipeline?

Figure 11.1 shows one possibility of a structural hazard in the MIPS pipeline. Instruction 3 is accessing memory for an instruction fetch and instruction 1 is accessing memory for a data access (load/store). These two are conflicting requirements and gives rise to a hazard.
For More Information Please Refer:


You May Also Like to Read: