Architecturally, this is because MIPS is designed to only perform a single memory access per cycle – doing a memory-to-memory move would require two accesses (one read, one write), or stall the pipeline. The values of base and counter aren’t in registers, they are stored in the RAM. So when I do this I just get an error message.
For More Information Please Refer:
You May Also Like to Read: