What is the interrupt enable bit in MIPS coprocessor?

If the interrupt enable bit is 1, interrupts are allowed. If it is 0, they are disabled. The exception level bit is normally 0, but is set to 1 after an exception occurs. When this bit is 1, interrupts are disabled and the EPC is not updated if another exception occurs.
For More Information Please Refer:


You May Also Like to Read: